Cadence Digital and Custom/Analog Design Flows Certified for Samsung Foundry’s SF2 and SF3 Process Technologies


Cadence Digital and Custom/Analog Design Flows Certified for Samsung Foundry’s SF2 and SF3 Process Technologies

Highlights:

  • Continued collaboration enables customers to leverage the latest Cadence and Samsung technologies to deliver innovative mobile, automotive, AI and hyperscale designs

  • Engineers can design ICs with PDKs based on certified SF2 and SF3 flows

  • Cadence digital full flow ensures optimal PPA results for advanced nodes

  • Cadence custom/analog tools, including AI-based Virtuoso Studio, optimized for the latest nodes

Cadence Design Systems, Inc. (Nasdaq: CDNS) today announced that its digital and custom/analog streams have been certified for Samsung Foundry’s SF2 and SF3 process technologies. The two companies also collaborated to create new process design kits (PDKs) that simplify mobile, automotive, AI and hyperscale IC design on these latest nodes. Joint customers are actively developing SF2 and SF3 based designs using the Cadence

®

flows.

Cadence Digital Tools optimized for SF2 and SF3 technologies

Cadence’s comprehensive Cadence RTL-to-GDS design flow supporting Samsung’s SF2 and SF3 technologies provides optimal power, performance, and surface area (PPA). The stream includes the Genus



Synthesis Solution, Modus DFT Software Solution, Innovus



Deployment System, Quantus



Extraction Solution and Quantus Field Solver, Tempus



Timing Signoff solution and Tempus ECO option, Pegasus



Verification system, free



Characterization Portfolio, Voltus



IC Power Integrity Solution and the Cadence Cerebrus



Intelligent chip explorer.

With the certified power, customers can access several features that facilitate the design of ICs on advanced nodes, such as support for cell swapping, which allows designers to align cell pins for direct connections to save routing resources; support for mixed-row solutions in various combinations to maximize area-based design rules; the ability to place and refine tracks using mask-shifted cells and horizontal half-track shifted cells to reduce displacement; support for several rectilinear standard cells to achieve higher density; and reduced IR drop through the insertion of enhanced, trim-aware staples.

Cadence Custom/Analog Tools optimized for SF2 and SF3 technologies

Cadence custom and analog tools optimized for Samsung’s SF3 and SF2 nodes include the AI-based Virtuoso

®

Studio Design Tools: Virtuoso Schematic Editor, Virtuoso ADE Suite and Cadence Virtuoso Layout Suite: The Specter

®

Simulation platform—Spectre X Simulator, Specter FX, and Specter RF—as well as the Voltus



-XFi Custom Power Integrity Solution.

The custom/analog design tools provide customers with several benefits, such as better angle simulation management, statistical analysis, design centering, and circuit optimization; support for parallel operations on modern compute farms and private and public cloud configurations; better performance and scalability across the layout environment; mixed-signal OpenAccess design kits for seamless integration with the Innovus implementation place-and-route engines for improved quality of results; summarized EM-IR information, which highlights violations and details resistance value, metal layer, latitude and longitude information; and feedback regarding circuit performance and reliability.

“Through our latest partnership with Cadence, we have seen early customers improve productivity with Cadence-certified design flows and our advanced SF2 and SF3 process technologies,” said Sangyun Kim, vice president of the Foundry Design Technology Team at Samsung Electronics. “With the new PDKs, we are making it easier for developers of next-generation mobile, automotive, AI and hyperscale designs to adopt our technologies and bring innovations to market faster.”

“Cadence’s R&D team worked tirelessly with the Samsung Foundry team to refine our digital and custom/analog flows for Samsung’s SF2 and SF3 process technologies, delivering a wide range of benefits that enable customers to design much more efficiently said Vivek Mishra, corporate vice president in the Digital & Signoff Group at Cadence. “Our digital stream offers PPA benefits, and our custom/analog stream, anchored by Virtuoso Studio, sets a new standard for custom IP creation, enabling our mutual customers to push the boundaries of innovation with the SF2 and SF3 process technologies of Samsung.”

The Cadence digital and custom/analog streams support the Cadence Intelligent System Design



strategy, enabling system-on-chip (SoC) design excellence. For more information on Cadence’s advanced node solutions, visit www.cadence.com/go/advdndsf2sf3.

About cadence

Cadence is a leading leader in electronic systems design, building on more than 30 years of computational software expertise. The company applies its underlying Intelligent System Design strategy to deliver software, hardware and IP that turn design concepts into reality. Cadence customers are the world’s most innovative companies, delivering extraordinary electronic products from chips to boards to complete systems for the most dynamic market applications, including hyperscale computing, 5G communications, automotive, mobile, aerospace, consumer, industrial and healthcare. For nine years in a row, Fortune magazine has named Cadence one of the 100 Best Companies to Work For. Learn more at cadence.com.

© 2023 Cadence Design Systems, Inc. All rights reserved worldwide. Cadence, the Cadence logo and the other Cadence markings you can find at

www.cadence.com/go/trademarks

are trademarks or registered trademarks of Cadence Design Systems, Inc

.

All other trademarks are the property of their respective owners

.

Category: Featured


View the source version on businesswire.com:

https://www.businesswire.com/news/home/20230628722466/en/

For more information, please contact:


Cadence Newsroom

408-944-7039

newsroom@cadence.com


Source link

One Comment

Leave a Reply

Your email address will not be published. Required fields are marked *